Home | Login | Register Now   [Sep 04,2010]
Global Sources
Power Design India

Search results: FPGA

Power Design India Home / Search results
Use EE Times-India online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
Search within these results   Submit Query
Power Design India - total search 18 articles sort by date sort by relevance
FPGA-based designs call for better noise immunity 2009-10-08
Today's FPGA-based designs require improved clocking with greater immunity to power supply switching noise observed in real-world applications  
Achieving cost savings in FPGA-to-ASIC conversion 2006-09-06
Planning an FPGA-to-ASIC conversion requires that the ASIC vendor is involved as early as possible in order to achieve the best cost savings  
Designing with high-performance FPGA 2008-11-04
Read about optimal packaging solutions for preserving power and signal integrity in FPGAs.  
Power-Sensitive Design Techniques On FPGA Devices 2001-07-03
Power-Sensitive Design Techniques On FPGA Devices  
Design power-aware FPGAs 2009-03-12
Read about FPGA architecture and features, and the power components associated with FPGAs  
Power considerations in designing with 90 nm FPGAs 2008-09-12
Reducing power in FPGA designs is a matter of making the right choices from the very beginning  
Flexible analysis lead to power integrity 2008-10-27
FPGA designs, rail analysis tools for ASICs and full-custom designs are suggested solutions to some power integrity issues  
Enable low power design with FPGAs 2009-10-19
Size and power considerations are often the top priority in many system designs, but portability and long-lasting power can become conflicting design requirements. So what does a design team do? FPGAs are the answer.  
Billion-transistor full-custom designs 2006-09-17
Read about power integrity issues in today's advanced designs and the unique challenges of full-custom designs.  
Fine tune point-of-load regulation in DTVs 2008-10-28
Read about Point-of-Load regulators and the unique requirements of bus termination voltages.  
Designing modern FPGAs' power supplies 2010-01-13
This article discusses in detail the considerations that you must consider when designing modern FPGAs' power supplies.  
I/O gating versus sleep modes 2006-09-20
Here are the differences between CPLDs with an I/O gating feature, and the "sleep modes" used by FPGAs.  
Design power-aware FPGAs, Part 3 2009-03-31
Here are some techniques to eliminate or reduce the propagation of unnecessary glitches.  
Design power-aware FPGAs, Part 2 2009-03-25
Learn why considering simple, single-cycle power numbers is misleading and even erroneous.  
Build an intelligent solar tracking system with FPGAs 2009-01-28
Read about this implementation of a prototypical solar tracking electricity generation system.  


 
Go to top